10 lines
107 B
Systemverilog
10 lines
107 B
Systemverilog
|
`include "rv32.sv"
|
||
|
|
|
||
|
|
module top (
|
||
|
|
input logic clk
|
||
|
|
);
|
||
|
|
rv32 rv32 (
|
||
|
|
.clk(clk)
|
||
|
|
);
|
||
|
|
endmodule
|