pingu_98/icicle
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

Add 'from stage' comments if inputs are not from the previous stage

Browse source
This commit is contained in:
Graham Edgecombe 2017-12-03 17:55:39 +00:00
parent dd6e01fb5c
commit 83b7d1c9b7
3 changed files with 7 additions and 5 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
rv32.sv
View file

@ -18,10 +18,10 @@ module rv32 (
rv32_fetch fetch (
.clk(clk),
/* control in */
/* control in (from mem) */
.branch_taken_in(mem_branch_taken),
/* data in */
/* data in (from mem) */
.branch_pc_in(mem_branch_pc),
/* data out */

4
rv32_decode.sv
View file

@ -10,13 +10,15 @@
module rv32_decode (
input clk,
/* control in */
/* control in (from writeback) */
input [4:0] rd_in,
input rd_writeback_in,
/* data in */
input [31:0] pc_in,
input [31:0] instr_in,
/* data in (from writeback) */
input [31:0] rd_value_in,
/* control out */

4
rv32_fetch.sv
View file

@ -4,10 +4,10 @@
module rv32_fetch (
input clk,
/* control in */
/* control in (from mem) */
input branch_taken_in,
/* data in */
/* data in (from mem) */
input [31:0] branch_pc_in,
/* data out */