Add SV variable to replace $(TOP).sv
This commit is contained in:
parent
8e1f64eea0
commit
b8e848cb0e
1 changed files with 2 additions and 1 deletions
3
Makefile
3
Makefile
|
|
@ -2,6 +2,7 @@ QUIET = -q
|
||||||
PLL = pll.sv
|
PLL = pll.sv
|
||||||
SRC = $(sort $(wildcard *.sv) $(PLL))
|
SRC = $(sort $(wildcard *.sv) $(PLL))
|
||||||
TOP = top
|
TOP = top
|
||||||
|
SV = $(TOP).sv
|
||||||
YS = $(TOP).ys
|
YS = $(TOP).ys
|
||||||
BLIF = $(TOP).blif
|
BLIF = $(TOP).blif
|
||||||
ASC_SYN = $(TOP)_syn.asc
|
ASC_SYN = $(TOP)_syn.asc
|
||||||
|
|
@ -42,7 +43,7 @@ $(BLIF): $(YS) $(SRC) progmem_syn.hex
|
||||||
yosys $(QUIET) -s $<
|
yosys $(QUIET) -s $<
|
||||||
|
|
||||||
check: $(SRC) progmem_syn.hex
|
check: $(SRC) progmem_syn.hex
|
||||||
iverilog -Wall -t null -g2012 `yosys-config --datdir/ice40/cells_sim.v` $(TOP).sv
|
iverilog -Wall -t null -g2012 `yosys-config --datdir/ice40/cells_sim.v` $(SV)
|
||||||
|
|
||||||
$(ASC_SYN): $(BLIF) $(PCF)
|
$(ASC_SYN): $(BLIF) $(PCF)
|
||||||
arachne-pnr $(QUIET) -d $(DEVICE) -P $(PACKAGE) -o $@ -p $(PCF) $<
|
arachne-pnr $(QUIET) -d $(DEVICE) -P $(PACKAGE) -o $@ -p $(PCF) $<
|
||||||
|
|
|
||||||
Loading…
Reference in a new issue