32-bit RISC-V system on chip for iCE40 FPGAs

Graham Edgecombe 08e79c32e0 Delete timing/icestat reports in the clean target		2017-12-29 16:27:35 +00:00
.gitignore	Port example program to C	2017-12-15 20:08:55 +00:00
.gitlab-ci.yml	Add yosys-config --datdir workaround	2017-12-15 18:35:26 +00:00
bus_arbiter.sv	Combine the instruction and data buses	2017-12-25 23:33:53 +00:00
clk_div.sv	Fix compatibility with iverilog	2017-12-09 21:03:45 +00:00
ice40hx8k-b-evn.pcf	Add serial flash, LED and UART pins	2017-12-01 23:25:06 +00:00
Makefile	Delete timing/icestat reports in the clean target	2017-12-29 16:27:35 +00:00
progmem.c	Add rdcycle demo	2017-12-29 16:09:41 +00:00
progmem.lds	Add rodata to the linker script	2017-12-25 23:42:32 +00:00
ram.sv	Swap byte order in the ram module	2017-12-26 14:15:12 +00:00
rv32.sv	Add initial CSR support	2017-12-29 15:29:15 +00:00
rv32_alu.sv	Add initial CSR support	2017-12-29 15:29:15 +00:00
rv32_branch.sv	Split decode stage into smaller modules	2017-12-27 14:05:09 +00:00
rv32_control.sv	Add initial CSR support	2017-12-29 15:29:15 +00:00
rv32_csrs.sv	Remove unused stall_in input from rv32_csrs	2017-12-29 16:26:11 +00:00
rv32_decode.sv	Add initial CSR support	2017-12-29 15:29:15 +00:00
rv32_execute.sv	Add initial CSR support	2017-12-29 15:29:15 +00:00
rv32_fetch.sv	Combine the instruction and data buses	2017-12-25 23:33:53 +00:00
rv32_hazard.sv	Add initial CSR support	2017-12-29 15:29:15 +00:00
rv32_imm.sv	Split decode stage into smaller modules	2017-12-27 14:05:09 +00:00
rv32_mem.sv	Remove unused stall_in input from rv32_csrs	2017-12-29 16:26:11 +00:00
rv32_opcodes.sv	Add MRET and WFI instruction encoding	2017-12-14 23:46:18 +00:00
rv32_regs.sv	Fix compatibility with iverilog	2017-12-09 21:03:45 +00:00
start.s	Port example program to C	2017-12-15 20:08:55 +00:00
sync.sv	Fix compatibility with iverilog	2017-12-09 21:03:45 +00:00
top.sv	Combine the instruction and data buses	2017-12-25 23:33:53 +00:00
top.ys	Pass -full to opt	2017-12-08 22:29:22 +00:00
uart.sv	Merge memory bus inputs/outputs in the port list	2017-12-12 21:15:11 +00:00