16 lines
327 B
Systemverilog
16 lines
327 B
Systemverilog
module rv32_fetch (
|
|
input logic clk,
|
|
|
|
/* data out */
|
|
output logic [31:0] pc_out,
|
|
output logic [31:0] instr_out
|
|
);
|
|
logic [31:0] instr_mem [255:0];
|
|
logic [31:0] pc;
|
|
|
|
always_ff @(posedge clk) begin
|
|
instr_out <= instr_mem[pc[31:2]];
|
|
pc <= pc + 4;
|
|
pc_out <= pc;
|
|
end
|
|
endmodule
|