icicle/rv32_fetch.sv

52 lines
1 KiB
Systemverilog
Raw Normal View History

2017-12-01 23:30:33 +00:00
`ifndef RV32_FETCH
`define RV32_FETCH
`include "rv32_opcodes.sv"
2017-11-30 22:30:49 +00:00
module rv32_fetch (
input clk,
/* control in (from hazard) */
input stall_in,
input flush_in,
2017-11-30 22:30:49 +00:00
/* control in (from mem) */
2017-12-02 15:23:12 +00:00
input branch_taken_in,
/* data in (from mem) */
2017-12-02 15:23:12 +00:00
input [31:0] branch_pc_in,
2017-12-25 23:12:55 +00:00
/* data in (from memory bus) */
input [31:0] instr_read_value_in,
/* control out */
output logic instr_read_out,
2017-11-30 22:30:49 +00:00
/* data out */
output logic [31:0] pc_out,
2017-12-25 23:12:55 +00:00
output logic [31:0] instr_out,
/* data out (to memory bus) */
output logic [31:0] instr_address_out
2017-11-30 22:30:49 +00:00
);
2017-12-02 15:23:12 +00:00
logic [31:0] next_pc;
logic [31:0] pc;
2017-11-30 22:30:49 +00:00
assign pc = branch_taken_in ? branch_pc_in : next_pc;
2017-12-25 23:12:55 +00:00
assign instr_read_out = 1;
assign instr_address_out = pc;
2017-11-30 22:30:49 +00:00
always_ff @(posedge clk) begin
if (!stall_in) begin
2017-12-25 23:12:55 +00:00
instr_out <= instr_read_value_in;
next_pc <= pc + 4;
pc_out <= pc;
if (flush_in)
instr_out <= `RV32_INSTR_NOP;
end
2017-11-30 22:30:49 +00:00
end
endmodule
2017-12-01 23:30:33 +00:00
`endif